| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fixed ChangeLog. |   Denis Dupeyron | 2006-07-07 | 1 | -2/+2 |
| * | Replacing some einfo occurences with elog. | Denis Dupeyron | 2006-07-07 | 1 | -1/+5 |
| * | Adjusted metadata, see bug #138062. | Denis Dupeyron | 2006-07-02 | 1 | -2/+5 |
| * | cp -a bad. #103487 |   Chris Bainbridge | 2005-08-23 | 1 | -1/+4 |
| * | Version bump. Verilog simulator wrappers not built for the moment. | Chris Bainbridge | 2005-05-26 | 1 | -1/+6 |
| * | Added to ~ppc |   David Holm | 2005-05-06 | 1 | -2/+5 |
| * | Fixed ChangeLog header. |   Sven Wegener | 2004-12-27 | 1 | -2/+2 |
| * | Moved from app-sci/balsa to sci-electronics/balsa. |   Olivier Fisette | 2004-12-27 | 1 | -0/+77 |
GitWeb